Impact of Crosstalk into High Resistivity Silicon Substrate on the RF Performance of SOI MOSFET
DOI:
https://doi.org/10.26636/jtit.2010.4.1101Keywords:
crosstalk, high resistivity Si, mixing products, passivation layer, polysiliconAbstract
Crosstalk propagation through silicon substrate is a serious limiting factor on the performance of the RF devices and circuits. In this work, substrate crosstalk into high resistivity silicon substrate is experimentally analyzed and the impact on the RF behavior of silicon-on-insulator (SOI) MOS transistors is discussed. The injection of a 10 V peak-to-peak single tone noise signal at a frequency of 3 MHz ( fnoise) generates two sideband tones of −56 dBm separated by fnoise from the RF output signal of a partially depleted SOI MOSFET at 1 GHz and 4.1 dBm. The efficiency of the introduction of a trap-rich polysilicon layer located underneath the buried oxide (BOX) of the high resistivity (HR) SOI wafer in the reduction of the sideband noise tones is demonstrated. An equivalent circuit to model and analyze the generation of these sideband noise tones is proposed.
Downloads
References
[1] „International Technology Roadmap for Semiconductors (ITRS)”, 2007 Edition.
View in Google Scholar
[2] O. Rozeau, J. Jomaah, S. Haendler, J. Boussey, and F. Balestra, „SOI technologies overview for low power low voltage radio frequency applications”, Analog Integr. Circ. Sign. Proc., vol. 25, pp. 93-114, 2000.
View in Google Scholar
[3] H. Xiao et al., „The localized-SOI MOSFET as a candidate for analog/RF applications”, IEEE Trans. Electron Dev., vol. 54, no. 8, pp. 1978-1984, 2007.
View in Google Scholar
[4] H. S. Gamble et al., „Low-loss CPW on surface stabilized high-resistivity silicon”, IEEE Microw. Guid. Wave Lett., vol. 9, no. 10, pp. 395-397, 1999.
View in Google Scholar
[5] D. Lederer and J.-P. Raskin, „Substrate loss mechanisms for microstrip and CPW transmission lines on lossy silicon wafers”, Solid-State Electron., vol. 47, pp. 1927-1936, 2003.
View in Google Scholar
[6] J.-P. Raskin, A. Viviani, D. Flandre, and J.-P. Colinge, „Substrate crosstalk reduction using SOI technology”, IEEE Trans. Electron Dev., vol. 44, no. 12, pp. 2252-2261, 1997.
View in Google Scholar
[7] D. Lederer and J.-P. Raskin, „RF performance of a commercial SOI technology transferred onto a passivated HR silicon substrate”, IEEE Trans. Electron Dev., vol. 55, no. 7, pp. 1664-1671, 2008.
View in Google Scholar
[8] Y. H. Wu et al., „RF loss and crosstalk on extremely high resistivity (10 kΩ-1 MΩcm) Si fabricated by ion implantation”, IEEE MTT-S Digest, 2000.
View in Google Scholar
[9] B. Rong, J. N. Burghartz, L. K. Nanver, B. Rejaei, and M. Van der Zwan, „Surface-passivated high resistivity silicon substrates for RFICs”, IEEE Electron Dev. Lett., vol. 25, no. 4, pp. 176-178, 2004.
View in Google Scholar
[10] D. Lederer, „Wideband characterization of advanced SOI material and MOS devices for high frequency applications”, Ph.D. thesis, UCL, Louvain-la-Neuve, Belgium, October 2006.
View in Google Scholar
[11] D. Lederer and J.-P. Raskin, „Effective resistivity of fully-processed SOI substrates”, Solid-State Electron., vol. 49, no. 3, pp. 491-496, 2005.
View in Google Scholar
Downloads
Submitted
Published
Issue
Section
License
Copyright (c) 2023 Journal of Telecommunications and Information Technology
This work is licensed under a Creative Commons Attribution 4.0 International License.
