SOI nanodevices and materials for CMOS ULSI
DOI:
https://doi.org/10.26636/jtit.2007.2.803Keywords:
ballistic transport, gate misalignment, GIFBE, mobility enhancement, SOI, strain engineering, tunneling currentAbstract
A review of recently explored new effects in SOI nanodevices and materials is given. Recent advances in the understanding of the sensitivity of electron and hole transport to the tensile or compressive uniaxial and biaxial strains in thin film SOI are presented. The performance and physical mechanisms are also addressed in multi-gate Si, SiGe and Ge MOSFETs. The impact of gate misalignment or underlap, as well as the use of the back gate for charge storage in double-gate nanodevices and of capacitorless DRAM are also outlined.
Downloads
References
[1] J. P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI. Boston: Kluwer, 1991.
View in Google Scholar
[2] S. Cristoloveanu and S. S. Li, Electrical Characterization of Silicon-on-Insulator Materials and Devices. Boston: Kluwer, 1995.
View in Google Scholar
[3] F. Balestra, SOI Devices. Encyclopedia of Electrical and Electronics Engineering. New York: Wiley, 1999.
View in Google Scholar
[4] F. Dieudonné, S. Haendler, J. Jomaah, and F. Balestra, "Gate-induced floating body effect, low frequency noise and hot carrier reliability in advanced SOI MOSFETs", Solid-State Electron., vol. 48, issue 6, pp. 985-997, 2004.
View in Google Scholar
[5] E. Simoen et al., "Electron valence-band tunneling excess noise in twin-gate silicon-on-insulator MOSFETs", in Proc. ULIS'2005, Bologna, Italy, 2005, p. 113.
View in Google Scholar
[6] W. Xiong et al., "Full/partial depletion effects in FinFETs", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 195.
View in Google Scholar
[7] L. Zafari et al., "On the low frequency noise in fully depleted and double-gate SOI transistors", in Proc. ULIS'2005, Bologna, Italy, 2005, p. 147.
View in Google Scholar
[8] N. Bresson et al., "Alternative dielectrics for advanced SOI MOSFETs: thermal properties and short channel effects", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 62.
View in Google Scholar
[9] E. Pop et al., "Electro-thermal comparison and performance optimization of thin-body SOI and GOI MOSFETs", in Proc. IEDM'2004, San Francisco, USA, 2004, p. 411.
View in Google Scholar
[10] D. P. Ioannou et al., "New insights on the hot-carrier characteristics of 55 nm PD SOI MOSFETs", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 205.
View in Google Scholar
[11] J. J. Lee et al., "Mobility enhancement of SSOI devices fabricated with sacrificial thin relaxed SiGe", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 139.
View in Google Scholar
[12] M. Sadaka et al., "Fabrication and operation of sub-50 nm strained Si on Si1 − xGex on insulator (SGOI) CMOSFETs", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 209.
View in Google Scholar
[13] T. Numata et al., "Performance enhancement of partially and fully depleted strained-SOI MOSFETs and characterization of strained-Si devices parameters", in Proc. IEDM'04, San Francisco, USA, 2004, p. 177.
View in Google Scholar
[14] J. Cai et al., "Performance comparison and channel length scaling of strained Si FETs on SiGe-on-insulator (SGOI)", in Proc. IEDM'04, San Francisco, USA, 2004, p. 165.
View in Google Scholar
[15] I. Åberg et al., "High electron and hole mobility enhancements in thin-body strained Si/strained SiGe/strained Si heterostructures on insulator", in Proc. IEDM'2004, San Francisco, USA, 2004, p. 173.
View in Google Scholar
[16] K. Uchida et al., "Experimental study of biaxial and uniaxial strain effects on carrier mobility in bulk and ultra-thin-body SOI MOSFETs", in Proc. IEDM'2004, San Francisco, USA, 2004, p. 229.
View in Google Scholar
[17] T. Guillaume et al., "Influence of the mechanical strain induced by a metal gate on electron and hole transport in single and double gate SOI MOSFETs", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 42.
View in Google Scholar
[18] H. Shang, "Selectively formed high mobility strained Ge PMOSFETs for high performance CMOS", in Proc. IEDM'2004, San Francisco, USA, 2004, p. 157.
View in Google Scholar
[19] T. Low, "Impact of surface roughness on silicon and germanium ultra-thin-body MOSFETs", in Proc. IEDM'2004, San Francisco, USA, 2004, p. 151.
View in Google Scholar
[20] E. Landgraf et al., "Influence of crystal orientation and body doping on trigate transistor performance", in Proc. ULIS'2005, Bologna, Italy, 2005, p. 15.
View in Google Scholar
[21] F. Balestra et al., "Double-gate silicon-on-insulator transistor with volume inversion: a new device with greatly enhanced performance", IEEE Electron Dev. Lett., vol. EDL-8, p. 410, 1987.
View in Google Scholar
[22] S. Eminente et al., "Enhanced ballisticity in nano-MOSFETs along the ITRS roadmap: a Monte Carlo study", in Proc. IEDM'2004, San Francisco, USA, 2004, p. 609.
View in Google Scholar
[23] M. Bescond et al., "3D quantum modeling and simulation of multiple-gate nanowire MOSFETs", in Proc. IEDM'2004, San Francisco, USA, 2004, p. 617.
View in Google Scholar
[24] J. Saint-Martin, A. Bournel, and P. Dollfus, "Comparison of multiple-gate MOSFET architectures using Monte Carlo simulation", in Proc. ULIS'2005, Bologna, Italy, 2005, p. 61.
View in Google Scholar
[25] A. Khakifirooz, O. M. Nayfeh, and D. A. Antoniadis, "Assessing the performance limits of ultra-thin double-gate MOSFETs: silicon vs. germanium", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 79.
View in Google Scholar
[26] C. Yin and P. C. H. Chan, "Characterization and edge direct tunneling leakage of gate misaligned double gate MOSFETs", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 91.
View in Google Scholar
[27] J. Widiez et al., "Experimental gate misalignment analysis on double gate SOI MOSFETs", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 185.
View in Google Scholar
[28] A. Bansal, B. C. Paul, and K. Roy, "Impact of gate underlap on gate capacitance and gate tunneling current in 16 nm DGMOS devices", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 94.
View in Google Scholar
[29] E.-J. Yoon et al., "Sub-30 nm multi-bridge-channel MOSFET (MBCFET) with metal gate electrode for ultra high performance application", in Proc. IEDM'2004, San Francisco, USA, 2004, p. 627.
View in Google Scholar
[30] A. Marchi et al., "Investigating the performance limits of silicon nanowire and carbon-nanotube FETs", in Proc. ULIS'2005, Bologna, Italy, 2005, p. 99.
View in Google Scholar
[31] T. Tanaka, E. Yoshida, and T. Miyashita, "Scalability study on a capacitorless 1T-DRAM: from single-gate PD-SOI to double gate FinDRAM", in Proc. IEDM'2004, San Francisco, USA, 2004, p. 919.
View in Google Scholar
[32] U. Avci, A. Kumar, and S. Tiwari, "Back-floating gate non-volatile memory", in Proc. IEEE Int. SOI Conf., Charleston, USA, 2004, p. 133.
View in Google Scholar
Downloads
Submitted
Published
Issue
Section
License
Copyright (c) 2023 Journal of Telecommunications and Information Technology
This work is licensed under a Creative Commons Attribution 4.0 International License.
