Process and device requirements for mixed-signal integrated circuits in broadband networking
DOI:
https://doi.org/10.26636/jtit.2004.1.225Keywords:
CMOS, SiGe, InP, networking, WAN, MAN, SAN, LAN, OEO conversion, cut-off frequency,, manufacturabilityAbstract
The paper describes the present status of the broadband wireline infrastructure consisting of the backbone core, metro rings, access network, local and storage area networks. Examples of various mixed-signal integrated circuits are described. Based on these considerations required process and device performance is extrapolated.
Downloads
References
[1] L. Cloetens, "Broadband access: the last mile", in Int. Solid-State Circ. Conf., 2001, Paper 1.2.
View in Google Scholar
[2] R. Ramaswami and K. N. Sivarajan, Optical Networks: A Practical Perspective. Academic Press, 1998.
View in Google Scholar
[3] N. Alvarez and K. Iniewski, "CMOS FEC: building cost-effective 10 Gbit/s metro networks", Fiberopt. Prod. News, Nov. 2002.
View in Google Scholar
[4] K. Iniewski, "Dispersion compensation, forward error correction and 10 Gbit/s transponders for metro networks", Lightw. Mag., Jan. 2003.
View in Google Scholar
[5] A. Banerjee et al., "Generalized multiprotocol label switching: an overview of routing and management enhancements", IEEE Commun. Mag., pp. 144-150, Jan. 2001.
View in Google Scholar
[6] D. Awduche and Y. Rekhter, "Multiprotocol Lambda switching: combining MPLS traffic engineering control with optical cross connects", IEEE Commun. Mag., pp. 111-116, Mar. 2001.
View in Google Scholar
[7] K. Iniewski, "OEO conversion still a fact of life in telecom nets", Lightwave, May 2002.
View in Google Scholar
[8] T. Ellermeyer et al., "A 10 Gbit/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver", J. Solid-State Circ., vol. 35, pp. 1958-1963, 2000.
View in Google Scholar
[9] A. Neukermans et al., "MEMS technology for optical networking applications", IEEE Commun. Mag., pp. 63-69, Jan. 2001.
View in Google Scholar
[10] N. McKeown, M. Izzard, A. Mekkittikul, B. Ellersick, and M. Horowitz, "The tiny tera: a packet switch core", in Hot Interconnects V, Stanford University, Aug. 1996 (also: IEEE Micro, pp. 26-33, Jan./Feb. 1997).
View in Google Scholar
[11] N. McKeown, "The iSLIP scheduling algorithm for input-queued switches", IEEE/ACM Trans. Net., vol. 7, pp. 188-201, 1999.
View in Google Scholar
[12] W. Bux et al., "Technologies and building blocks for fast packet forwarding", IEEE Commun. Mag., pp. 70-77, Jan. 2001.
View in Google Scholar
[13] U. Black, Emerging Communication Technologies. Prentice Hall, 1997.
View in Google Scholar
[14] J. Savoj and B. Rezavi, "A 10 Gbit/s CMOS clock and data recovery circuit with frequency detection", in Int. Solid-State Circ. Conf., 2001, Paper 5.3.
View in Google Scholar
[15] M. Reinhold et al., "40 Gbit/s clock and data recovery/1:4 DEMUX IC in SiGe technology", in Int. Solid-State Circ. Conf., 2001, Paper 5.6.
View in Google Scholar
[16] R. He et al., "A DSP based receiver for 1000 BASE-T PHY", in Int. Solid-State Circ. Conf., 2001, Paper 19.6.
View in Google Scholar
[17] A. Gattani et al., "A CMOS HDSL2 analog front-end", J. Solid-State Circ., vol. 35, pp. 1964-1975, 2000.
View in Google Scholar
[18] P. Laaser et al., "A 285 mW CMOS single chip analog front end for G.SHDSL", in Int. Solid-State Circ. Conf., 2001, Paper 19.1.
View in Google Scholar
[19] S. Voinigescu et al. "Circuits and technologies for highly integrated optical networking IC's at 10 Gbit/s and 40 Gbit/s", in Proc. IEEE CICC, 2001, pp. 331-338.
View in Google Scholar
[20] S. P. Voinigescu, D. S. Mc.Pherson, F. Pera, S. Szilagyi, M. Tazlauanu, and H. Tran, "A comparison of silicon and III-V technology performance and building block implementations for 10 and 40 Gbit/s optical networking ICs", Int. J. High Speed Electron. Syst., vol. 13, no. 1, 2003.
View in Google Scholar
[21] E. Sano, "High-speed lightwave communication ICs based on III-V compound semiconductors", IEEE Commun. Mag., pp. 154-158, Jan. 2001.
View in Google Scholar
[22] M. Jurczak et al. "Silicon-on-nothing (SON) - an innovative process for advanced CMOS", IEEE Trans. Electron Dev., vol. 47, p. 2179, 2000.
View in Google Scholar
[23] W. Maly, "Modeling of lithography related yield losses for CAD of VLSI", IEEE Trans. CAD, vol. CAD-4, no. 3, pp. 166-177, 1985.
View in Google Scholar
[24] S. W. Director, W. Maly, and A. Strojwas, VLSI Design for Manufacturing: Yield Enhancement. Boston: Kluwer, 1989.
View in Google Scholar
[25] H. T. Heineken, J. Khare, and M. d'Abreau, "Manufacturability analysis of standard cell libraries", in Proc. IEEE Custom ICs Conf., 1998, pp. 321-324.
View in Google Scholar
[26] D. H. M. Walker, Yield Simulation for Integrated Circuits. Kluwer, 1987.
View in Google Scholar
[27] R. Ockey and M. Syrzycki, "Analysis of manufacturability factors for analog CMOS A/D converter building blocks", Analog Integr. Circ. Sig. Proc. Int. J., Kluwer, vol. 26, no. 3, pp. 239-255, 2001.
View in Google Scholar
[28] U. Gatti, F. Maloberti, and V. Liberali, "Full stacked layout of analogue cells", in Proc. IEEE Int. Symp. Circ. Syst., 1989, pp. 1123-1126.
View in Google Scholar
[29] R. Naiknaware and T. S. Fiez, "Automated hierarchical CMOS analog circuit stack generation with intramodule connectivity and matching consideration", IEEE J. Solid-State Circ., vol. 34, no. 3, pp. 304-316, 1999.
View in Google Scholar
[30] P. Khademsameni and M. Syrzycki, "Manufacturability analysis of analog CMOS ICs through examination of multiple layout solutions", in Proc.17th IEEE Int. Symp. Def. Fault Toler. VLSI Syst., Vancouver, Canada, 2002, pp. 3-11.
View in Google Scholar
Downloads
Submitted
Published
Issue
Section
License
Copyright (c) 2004 Journal of Telecommunications and Information Technology
This work is licensed under a Creative Commons Attribution 4.0 International License.
