Jurczak M, Pollentier I, Severi S, Henson K, Lauwers A, Lindsay R, et al. Challenges in scaling of CMOS devices towards 65 nm node. JTIT [Internet]. 2005 Mar. 30 [cited 2026 Jun. 13];19(1):3-6. Available from: https://www.jtit.pl/jtit/article/view/299