1.
Węgrzyn M, Voytusik S, Gavkalova N. FPGA-based Low Latency Square Root CORDIC Algorithm. JTIT [Internet]. 2025 Mar. 31 [cited 2025 Sep. 16];99(1):21-9. Available from: https://www.jtit.pl/jtit/article/view/1950