Danilewicz, Grzegorz, et al. “Packet Switch Architecture With Multiple Output Queueing”. Journal of Telecommunications and Information Technology, vol. 18, no. 4, Dec. 2004, pp. 76-83, https://doi.org/10.26636/jtit.2004.4.261.