[1]
H. J. Mattausch, “Variation Analysis of CMOS Technologies Using Surface-Potential MOSFET Model”, JTIT, vol. 38, no. 4, pp. 37–44, Dec. 2009, doi: 10.26636/jtit.2009.4.959.