G. Danilewicz, M. Głąbowski, W. Kabaciński, and J. Kleban, “Packet switch architecture with multiple output queueing”, JTIT, vol. 18, no. 4, pp. 76–83, Dec. 2004, doi: 10.26636/jtit.2004.4.261.