[1]
M. Węgrzyn, S. Voytusik, and N. Gavkalova, “FPGA-based Low Latency Square Root CORDIC Algorithm”, JTIT, vol. 99, no. 1, pp. 21–29, Mar. 2025, doi: 10.26636/jtit.2025.1.1950.