Danilewicz, G. (2004) “Packet switch architecture with multiple output queueing”, Journal of Telecommunications and Information Technology, 18(4), pp. 76–83. doi:10.26636/jtit.2004.4.261.