1.
Danilewicz G, Głąbowski M, Kabaciński W, Kleban J. Packet switch architecture with multiple output queueing. JTIT. 2004;18(4):76-83. doi:10.26636/jtit.2004.4.261