(1)
Conti, V.; Vitabile, S. Design Exploration of AES Accelerators on FPGAs and GPUs. JTIT 2017, 67 (1), 28-38. https://doi.org/10.26636/jtit.2017.1.647.