[1]
Węgrzyn, M. et al. 2025. FPGA-based Low Latency Square Root CORDIC Algorithm. Journal of Telecommunications and Information Technology. 99, 1 (Mar. 2025), 21–29. DOI:https://doi.org/10.26636/jtit.2025.1.1950.